|
Meet "uses too much shared data" error when run build.relay
|
|
7
|
951
|
February 8, 2024
|
|
Extracting a model library in TVM-Unity
|
|
2
|
363
|
February 6, 2024
|
|
TVM contributions starting point
|
|
0
|
161
|
February 4, 2024
|
|
Merge Composites
|
|
0
|
107
|
February 4, 2024
|
|
Error while building cpptest through Visual Studio 16 2019
|
|
2
|
174
|
February 3, 2024
|
|
LLVM cpu features i.e -mattr
|
|
0
|
166
|
February 2, 2024
|
|
How to check annotation value (knob) in auto-tuning process
|
|
1
|
117
|
February 1, 2024
|
|
Question about [Unity] tag in PR title
|
|
2
|
126
|
February 1, 2024
|
|
hifiGAN Inference speed with tvm optimized slower than onnxruntime
|
|
1
|
472
|
February 1, 2024
|
|
Information on Reduce-Branching-Through-Overcompute pass and how to extend the pass if needed
|
|
0
|
109
|
January 31, 2024
|
|
[MetaSchedule] Tricks to Improve Codegen Performance for Conv2D Ops
|
|
0
|
100
|
January 31, 2024
|
|
[auto-tvm]What does a cost model do in auto tuning
|
|
10
|
952
|
January 30, 2024
|
|
[VM] VM compile
|
|
0
|
115
|
January 30, 2024
|
|
Composable TIR intrinsics with optional bias?
|
|
0
|
84
|
January 29, 2024
|
|
Non blocking socket
|
|
0
|
85
|
January 29, 2024
|
|
[TMVC] Error when converting NHWC Model
|
|
1
|
95
|
January 27, 2024
|
|
Specify the GPU ID when using tvm.target.cuda()?
|
|
0
|
110
|
January 26, 2024
|
|
Edge cases when using TIR intrinsics
|
|
2
|
204
|
January 24, 2024
|
|
Get block_attr?
|
|
0
|
88
|
January 23, 2024
|
|
[DISCUSS] TVM Tutorials
|
|
1
|
162
|
January 23, 2024
|
|
Cannot recognize llvm-config character
|
|
1
|
140
|
January 22, 2024
|
|
Calling TIR scheduled function in Relay
|
|
3
|
171
|
January 16, 2024
|
|
How to know relay module run on VTA or CPU
|
|
0
|
103
|
January 16, 2024
|
|
How to build TVM runtime for Hexagon v73 DSP/HTP
|
|
0
|
163
|
January 15, 2024
|
|
[Unity][Relax] Pattern matching a bunch of call_tir functions with similar names
|
|
1
|
148
|
January 15, 2024
|
|
Missing thread bind loops under block reduction when transformed with tir
|
|
4
|
183
|
January 13, 2024
|
|
How can I build AOT module for hexagonV66
|
|
0
|
104
|
January 11, 2024
|
|
Device API hexagon is not enabled
|
|
2
|
447
|
January 11, 2024
|
|
[VTA] Trying to implement in on Ultrascale+, baremetal software test fails
|
|
0
|
118
|
January 11, 2024
|
|
Using TIR schedule with microTVM: Accurate on-chip memory descriptions
|
|
0
|
135
|
January 10, 2024
|
