Current TVM support for FPGA is based on HLS method, for anyone interested in this, shall we work together to build low level RTL to support more strong FPGA applications?
Plan to work on this in my 2nd year P.h.D as long as I can pass the 1st year evaluation : )