How can I run chisel design on pynq-board by converting it to verilog? what should be modified ? when converting chisel to verilog, it has an option of “DefaultPynqConfig”.
How can I run chisel design on pynq-board by converting it to verilog? what should be modified ? when converting chisel to verilog, it has an option of “DefaultPynqConfig”.